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Abstract
A new design of multilevel inverter configuration is proposed for reducing the component
count and improving the quality of waveform in a photovoltaic system. The proposed
configuration operates at the binary asymmetric condition for generating the large amount
output voltage level with small amount harmonic distortion. Unipolar trapezoidal refer-
encewith triangular carriers is used for generating the desired switching pulses to generate
the required output voltage level. The proposed configuration requires eight unipolar
switches for generating the 31-level output voltage level with total harmonic distortion of
3.18% without using any filters. The value of %total harmonic distortion (THD) satisfies
the IEEE 519 harmonic standard. Separate DC sources of proposed configuration are
replaced by the array of photovoltaic panels for testing the configuration with the renew-
able energy source. The proposed configuration is tested with an experimental setup for
proving the operation of it. Selected simulation and experimental results are shown for the
verification of proposed configuration ability.
Keywords: multilevel inverter, pulse width modulation, trapezoidal waveform,
reduced switch inverter
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1. Introduction
The theory of multilevel inverter has been discussed over 30 years ago. The multilevel inverter
(MLI) has many advantages when compared to conventional two-level inverter such as with-
standing high voltage capability, lower harmonic distortion, lower switching losses, lower
switching stress, and producing high quality of output voltage with better electromagnetic
compatibility [1]. Due to that numerous advantages, the adoption of multilevel inverter has
been tremendously expanded in the area of medium or high power and medium or high
voltage application [2]. Generally, diode clamped multilevel inverter (DCMLI), flying capacitor
multilevel inverter (FCMLI), and cascaded H-bridge multilevel (CHBMLI) are three remark-
able traditional MLI topologies [3]. The drawback of conventional MLIs is the total number of
components. The count of components is directly proportional to the number of levels. The
balancing of voltage across DC bus capacitor in FCMLI and DCMLI is the difficult task. Also,
the presence of clamping diodes and clamping capacitors in DCMLI and FCMLI, respectively,
makes the circuit complex, costly and large size [4]. To overwhelm those drawbacks, numerous
topologies for multilevel inverter have been introduced recently.
Reduced switch multilevel inverter configurations have their own advantages and disadvan-
tages. In Refs. [5–20], the configurations require bidirectional switches for achieving the
desired output voltage level. Utilizing of bidirectional switches increases, the total count of
switches in those configurations, because the combination of two unipolar switches makes one
bidirectional switch using the concept of emitter coupled to both switches. In Refs. [21–25], the
transformers have utilized for generating the required output voltage level. The usage of a
transformer in that configuration makes the system bulky, costly, less life span and requires
more maintenance. The transformer is connected to the secondary side in series to achieve the
required output voltage level. In Refs. [8, 10, 12, 14], configuration utilizes more diode and
capacitors for generating the required output voltage level. The balancing of capacitor voltage
is more important to achieve the particular level of the output voltage waveform.
In this chapter, the reduced switch configuration is proposed without any bidirectional switches
and transformer. Therefore, the proposed configuration size and cost are considerably low. It
requires only eight switches for generating the 31-level output voltage level with total harmonic
distortion of 3.18%. Multicarrier unipolar trapezoidal reference with triangular carrier pulse
width modulation technique is utilized for generating the switching pulses for the proposed
configuration. The proposed configuration has a minimum number of conducting switches for
generating per voltage level. Also, this configuration requires minimum power loss (switching
loss + conduction loss) for a different number of levels when compared to other MLIs. Also, the
proposed configuration is tested with the photovoltaic system for checking the ability of it.
The remaining section of this chapter is as follows: Section 2 describes the operation of proposed
multilevel inverter configuration with an asymmetric condition. Section 3 describes with the
multicarrier unipolar trapezoidal pulse width modulation with three different carriers such as
phase disposition, alternative phase opposition and disposition and variable frequency. Section 4
describes with proposed multilevel inverter configuration integrated with the photovoltaic sys-
tem. Section 5 describes with results and discussion of the proposed multilevel inverter. Section 6
ends with conclusion of this chapter.
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2. Proposed multilevel inverter configurations
The proposed multilevel inverter configuration is the combination of power semiconductor
switches and bypass diodes. Figure 1a shows the basic structure for the proposed MLI configu-
ration. The bypass diode is connected in parallel with the combination of power semiconductor
switch and DC voltage source. The basic structure has two different modes of operation. When
the switch T1 is turned on, the Vdc1 voltage appears across the diode D1. Therefore, the value of
output voltage is 2Vdc (Vdc1 + Vdc2). When the switch T1 is turned off, the bypass diode conducts
to generate the Vdc output voltage. The higher number of levels can generate the cascading
connection of proposed basic structure. Symmetric and asymmetric are the two different condi-
tions of multilevel inverter for generating the output voltage level. Generally, symmetric
multilevel inverter produces the minimum count of output voltage level when compared to an
asymmetric multilevel inverter. Figure 1b shows the proposed multilevel inverter configuration
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Figure 1. Proposed configuration. (a) Basic structure. (b) Proposed multilevel inverter configuration.
Parameters Generalized formulas
Value of DC sources 2n where n = 0, 1, 2…
Ratio of DC sources 1: 2: 4: 8
Number of switches k + 4
Number of DC source k
Number of diodes k + 4
Number of driver circuit k + 4
Number of level 2k+1  1
Table 1. Generalized formula for the different parameters in proposed multilevel inverter.
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for generating the 31-level output voltage. The DC sources are assumed as an asymmetric
condition in which binary sequence is adopted. The ratio of binary sequence is 1:2:4:8. The
configuration is the combination of single phase H-Bridge inverter and reduced switch configu-
ration. The reduced switch configuration contains the set of single DC source, switch and bypass
diode is connected in series. Table 1 shows the generalized formula for the proposed multilevel
inverter configuration. Table 2 shows the switching table for the proposed topology for generat-
ing the 31-level output voltage in both positive and negative polarity.
3. Switching techniques
The pulse width modulation is the most important and effective switching technique for
controlling the multilevel inverter output voltage. Based on PWM technique, the output
voltage can be easily converted to sinusoidal waveform by utilizing the less size of passive
filters. Generally, sinusoidal pulse width modulation technique (SPWM) is utilized for gener-
ating the switching pulses to achieve the desired output voltage waveform [26–29]. In this
chapter, the proposed configuration switches are triggered by using the trapezoidal reference
with triangular carriers. Trapezoidal pulse width modulation technique is one of the types of
advanced pulse width modulation technique. This technique provides better performance
output voltage when compared with sinusoidal pulse width modulation technique which is
the main advantage [28]. The combination of two slopes and one horizontal line makes the
trapezoidal reference waveform. Generally, the waveform can be attained by the triangular
reference waveform by limiting the magnitude or peak value of the waveform.
Modes Conducting switches and
diodes
Output
voltage
Modes Conducting switches and
diodes
Output
Voltage
1 S1, D2, D3, D4, T1, T2 Vdc 1 S1, D2, D3, D4, T3, T4 Vdc
2 S2, D1, D3, D4, T1, T2 2Vdc 2 S2, D1, D3, D4, T3, T4 2Vdc
3 S1, S2, D3, D4, T1, T2 3Vdc 3 S1, S2, D3, D4, T3, T4 3Vdc
4 S3, D1, D2, D4, T1, T2 4Vdc 4 S3, D1, D2, D4, T3, T4 4Vdc
5 S1, S3, D2, D4, T1, T2 5Vdc 5 S1, S3, D2, D4, T3, T4 5Vdc
6 S2, S3, D1, D4, T1, T2 6Vdc 6 S2, S3, D1, D4, T3, T4 6Vdc
7 S1, S2, S3, D4, T1, T2 7Vdc 7 S1, S2, S3, D4, T3, T4 7Vdc
8 S4, D1, D2, D3, T1, T2 8Vdc 8 S4, D1, D2, D3, T3, T4 8Vdc
9 S1, S4, D2, D3, T1, T2 9Vdc 9 S1, S4, D2, D3, T3, T4 9Vdc
10 S2, S4, D1, D3, T1, T2 10Vdc 10 S2, S4, D1, D3, T3, T4 10Vdc
11 S1, S2, S4, D3, T1, T2 11Vdc 11 S1, S2, S4, D3, T3, T4 11Vdc
12 S3, S4, D1, D2, T1, T2 12Vdc 12 S3, S4, D1, D2, T3, T4 12Vdc
13 S1, S3, S4, D2, T1, T2 13Vdc 13 S1, S3, S4, D2, T3, T4 13Vdc
14 S2, S3, S4, D1, T1, T2 14Vdc 14 S2, S3, S4, D1, T3, T4 14Vdc
15 S1, S2, S3, S4, T1, T2 15Vdc 15 S1, S2, S3, S4, T3, T4 15Vdc
Table 2. Switching table for generating 31-level output voltage in proposed configuration.
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The angle of horizontal line of the waveform is as follows:
2∅ ¼ ð1 σÞpi ð1Þ
where σ is called the triangular factor. If the triangular factor is σ = 1, the waveform shape will
become triangular waveform. The shape of trapezoidal waveform is purely depending on the
location of slope angle (α). Figure 2 shows the different angle of slope for the trapezoidal
waveform. The harmonic content and waveform quality will differ based on the different
locations of the slope angle (α). The mathematical formula for calculating the harmonic ampli-
tude for different slope of different order is given by
An ¼
4
pi
ðpi=2
0
FðθÞ sin nθ dθ ð2Þ
where
FðθÞ ¼
1
α= 0

< θ < α
1 α < θ < 90


ð3Þ
So, the Eq. (8) can be written as follows
An ¼
4
2pi
θkcosðnθÞ
n
  α
0
þ
1
n
ðα
0
k cos ðnθÞ dθþ
4
pi
ðpi=2
0
sin ðnθÞ dθ ð4Þ
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Figure 2. Different angle of slope in trapezoidal reference.
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The above equation can be simplified and rewritten as follows
An ¼
4
n2pi
·
sin ðnαÞ
α
ð5Þ
Figure 3 shows the harmonic content of different harmonic order for different slope angle. From
that Figure 3, it is evident that the harmonic order value increases when the slope angle near to
zero degree. If the slope angle moves towards to 90 degree, the harmonic order value decreases.
In this paper, the slope of the trapezoidal reference waveform is considered as 60. Also, in this
paper, unipolar reference is considered for generating the switching pulses. In unipolar, the
carriers count is reduced half of the value when compared to bipolar PWM technique, which is
the main advantage of unipolar PWM method [26]. The proposed topology is tested with phase
disposition (PD) carrier arrangement. Phase disposition defines that the utilization of 15 carriers
is each in phase with same amplitude and frequency. The representation of unipolar trapezoidal
reference with phase disposition carriers is shown in Figure 4.
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Figure 3. Harmonic content for different individual order in different slope angle of trapezoidal reference.
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Figure 4. Unipolar trapezoidal reference with PD carrier arrangement.
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4. Proposed MLI integrated with photovoltaic system
The proposed multilevel inverter requires four separate DC sources for generating the 31-level
output voltage. So, the separate DC sources are replaced by the photovoltaic panel or array
of photovoltaic panel depends on the input value of proposed multilevel inverter configuration.
In this work, 80W photovoltaic panel is considered. Figure 5 shows that the proposedmultilevel
LOAD
PV1
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T3
T4
D1
S1
S2
S3
S4
D2
D3
D4
PV2
PV3
PV4
Figure 5. Proposed configuration integrated with photovoltaic system.
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inverter is integrated with the photovoltaic system. For a conventional type, the integration of
MLI with photovoltaic system requires separate solar panel with separate boost converter with
MPPT technique for achieving the required output voltage level. Therefore, the system becomes
complexity, and an initial cost of the system is too high. To overcome this drawback, this chapter
proposed that the array of PV panels is connected in the series manner to achieve the required
output voltage. The array of PV panels is directly connected to the proposed MLI for replacing
the each DC source of it. In future, the same study is further extended with the high gain multi-
output converters with appropriate MPPT techniques for reducing the count of PVarray panels.
The first DC source of proposed MLI is replaced by a single photovoltaic panel. The second DC
source of proposed MLI is replaced by the series connection of two 80W photovoltaic panel. The
third and fourth DC sources are placed by the series connection of four panels and eight panels,
respectively. Figure 6 shows the single diode model equivalent circuit for the photovoltaic cell.
Figures 7 and 8 show the I-V and P-V characteristics of the PV model. The generalized formula
for photovoltaic panel is modeled as follows [30, 31]
I ¼ IPV  Io exp
V þ RsI
aV t
 
 1
 

V þ RsI
Rp
; V t ¼
VskT
q
ð6Þ
IPV ¼ ðIPV,n þ KIΔtÞ
G
Gn
ð7Þ
Io ¼
Isc,n þ KIΔt
exp½ðVoc,n þ KVΔtÞ=aV t  1
ð8Þ
where k, a, T and q denote Boltzmann constant (1.3806503 · 1023 J/K), diode ideality constant,
absolute temperature (K), and electron charge (1.60217646 · 1019 C), respectively. IPV and Io
denote photovoltaic current and saturation current of array, respectively. IPV,n represents
Rs
Rp
Id
Ipv
V
Figure 6. Single diode model equivalent circuit.
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nominal PV current, and Rs and Rp denote equivalent series and parallel resistance of solar cell
respectively. Vt denotes thermal voltage. Ns and Np denote solar cells connected in series and
solar cells connected in parallel, respectively. Voc,n and Isc,n indicate open circuit voltage and
nominal short circuit current, respectively; KV and KI represent the short circuit voltage/tem-
perature co-efficient and short circuit current/temperature co-efficient, respectively; Tn indi-
cates nominal temperature (K); G and Gn represent irradiation (W/m
2) on the device surface
and nominal irradiation and ∆t indicates T – Tn, difference between actual and normal temper-
ature. Table 3 shows the parameters value for the 80 W photovoltaic panel.
Figure 7. I-V characteristics of photovoltaic panel.
Figure 8. P-V characteristics of photovoltaic panel.
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5. Result and discussion
The conventional CHBMLI and proposed MLI configuration are tested with MATLAB/
SIMULINK for generating the 9-level and 31-level output voltage with trapezoidal pulse width
modulation technique for the same number of DC source. Here, the conventional CHBMLI
consists of four single H-bridge multilevel inverters which are connected in series. The con-
ventional CHBMLI and proposed MLI configuration are tested with laboratory-based experi-
mental set up for generating the desired output voltage using dSpace 1104 real-time controller.
The unipolar PWM trapezoidal reference with triangular carriers is utilized for generating the
switching pulses of the proposed multilevel inverter configuration switches in simulation and
experimental step-up. Insulated Gate Bipolar Transistor (IGBT-FGA25N120) is utilized as
switching devices and TLP250 as the IGBT driver for proposed topology. The main reason for
selecting this PWM strategy is to produce better harmonic profile as well as to radically reduce
the utilization of carrier count. Figures 9 and 10 show the simulation 9-level output voltage,
output current and their harmonics plot for output voltage, respectively, for conventional
CHBMLI. Figures 11 and 12 show the experimental result of 9-level output voltage and output
current and their harmonics plot for the conventional CHBMLI. The conventional CHBMLI is
Parameters Values
Short circuit current (Isc) 4.71 A
Open circuit voltage (Voc) 22.24 V
Maximum power point voltage (Vmp) 18.33 V
Maximum power point current (Imp) 4.37 A
Maximum power (Pmp) 80 W
Capacitors (C1–C4) 1500 µF
Table 3. Different parameters value for photovoltaic panel.
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Figure 9. Simulation results for output voltage and current in conventional CHBMLI.
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Figure 11. Experimental results for output voltage and current in conventional CHBMLI (CH1: 30 V/div, CH2: 5 A/div).
Figure 12. Experimental Harmonics plot for output voltage in conventional CHBMLI.
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Figure 10. Harmonics plot for output voltage in conventional CHBMLI.
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tested with the photovoltaic panels by replacing the separate DC sources. Figures 13 and 14
show the output voltage and output current and their harmonics plot for the CHBMLI with
photovoltaic systems. Figures 15 and 16 show the simulation output voltage, output current
and their harmonics plot for trapezoidal reference with PD carriers. Figures 17 and 18 show
the experimental result of output voltage and output current and their harmonics plot for the
proposed topology. Also, this configuration is tested with the photovoltaic panels by replacing
the separate DC sources. Figures 19 and 20 show the output voltage and output current and
their harmonics plot for the proposed configuration with photovoltaic systems. The power loss
is the addition of switching losses and conduction losses. The switching losses and conduction
losses can be calculated using the following formulas [18–19]
Lsw ¼
XNsw
k¼1
XNon,k
i¼1
Eon,k, i þ
XNof f ,k
i¼1
Eof f ,k, i
0
B@
1
CA ð9Þ
LcðtÞ ¼
XNsw
k¼1
ðLc, sw,kðtÞ þ Lc,d,kðtÞÞ ð10Þ
Figure 21 shows that the total power loss versus a different number of levels for the pro-
posed configuration. Also, the proposed configuration is tested with different modulation
indices. Table 4 shows the comparison table for proposed configuration with conventional
MLIs in terms of many factors. From that Table 4, it is clearly understood that the proposed
configuration requires lesser component count for generating the desired output voltage
level. Also, the minimum count of conducting switches is required for generating each
voltage level when compared to conventional MLIs. Figure 22 shows the efficiency graph
for the proposed configuration for different modulation indices. Therefore, the proposed
configuration provides better results in terms of number of levels, efficiency and switching
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Figure 13. Output voltage and current for conventional CHBMLI integrated with PV.
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Figure 14. Harmonics plot for output voltage in conventional CHBMLI integrated with PV.
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Figure 15. Simulation results for output voltage and current in proposed MLI.
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Figure 16. Harmonics plot for output voltage in proposed MLI.
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Figure 17. Experimental results for output voltage and current in proposed MLI (CH1: 100 V/div, CH2: 5 A/div).
Figure 18. Experimental harmonics plot for output voltage in proposed MLI.
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Figure 19. Output voltage and current for proposed MLI integrated with PV.
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Figure 20. Harmonics plot for output voltage in proposed MLI integrated with PV.
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Figure 21. Power loss comparisons for proposed MLI with CHBMLI.
DCMLI FCMLI CHBMLI Proposed MLI
Number of switches 60 60 60 8
Number of DC sources 1 1 15 4
Total number of output voltage levels 31 31 31 31
Number of drive circuit 60 60 60 8
Clamping diodes 56 – – –
Clamping capacitors – 28 – –
DC bus capacitors 30 30 – –
Conducting switches/diodes per voltage level 30 30 30 6
Table 4. Comparison table of proposed configuration with conventional MLIs for 31-level output voltage.
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losses. Table 5 shows the %THD value for conventional CHBMLI and proposed MLI without
integrated solar and with an integrated solar system. From Table 5, it is clearly understood
that the proposed MLI with integrated solar system provides <5% THD value which satisfies
IEEE519 harmonic standard.
6. Conclusion
Multilevel inverter topologies have been more popular in renewable energy application.
The proposed reduced switch multilevel inverter configuration has many advantages such
as reduction of switches, driver circuits and the DC source count. Also, it is operated at
asymmetric condition so that it requires the minimum count of conducting switches per
voltage level generation when compared with conventional MLI topologies. Therefore, the
switching losses and conducting losses of this configuration are considerably low. The
proposed configuration utilizes unipolar PWM strategies for improving the quality of
output voltage. The operation of proposed configuration is tested with MATLAB/
SIMULINK simulation, and it is verified in hardware set up using dSpace 1104 real-time
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Figure 22. Efficiency comparisons for proposed MLI with CHBMLI.
Parameters %THD without solar %THD with solar
Simulation Experimental Simulation
Conventional CHBMLI 13.56 17.31 14.53
Proposed MLI 4.59 5.18 4.71
Table 5. Comparison table of %THD for proposed MLI with conventional MLI.
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controller. The proposed configuration is tested with photovoltaic panels for proving the
ability of it. As a result, the proposed configuration requires lesser component count for
generating higher output voltage level with lower %THD, and it is well suitable for the
photovoltaic system.
Nomenclature
MLI Multilevel inverter
PV Photovoltaic
THD Total harmonic distortion
CHBMLI Cascaded H-bridge multilevel inverter
PD Phase disposition
SPWM Sinusoidal pulse width modulation
PWM Pulse width modulation
IPV Photovoltaic current
Io Saturation current
Rs Series resistance of solar cell
Rp Parallel resistance of solar cell
Ns Solar cells connected in series
Np Solar cells connected in parallel
G Irradiation on the device surface
Lc Conducting losses
Lc,sw and Lc,d Conducting losses of switch and conduction losses of diode
DC Direct current
DCMLI Diode clamped multilevel inverter
FCMLI Flying capacitor multilevel inverter
I-V Current-voltage
P-V Power-voltage
FFT Fast Fourier transform
Ipv,n PV current
Vt Thermal voltage
Voc,n Open circuit voltage
Isc,n Short circuit current
KV Short circuit voltage or temperature co-efficient
KI Short circuit current or temperature co-efficient
Gn Nominal irradiation
Lsw Switching losses
Eon and Eoff Turn on energy loss and turn off energy loss
Nsw Number of switch
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